



(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
31.07.2002 Bulletin 2002/31

(51) Int Cl.7: **G09G 3/32**

(21) Application number: 02075245.7

(22) Date of filing: **21.01.2002**

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
 Designated Extension States:
AL LT LV MK RO SI

- **Cok, Ronald S., c/o Eastman Kodak Company
Rochester, New York 14650-2201 (US)**
- **Williams, David J., c/o Eastman Kodak Company
Rochester, New York 14650-2201 (US)**

(30) Priority: 30.01.2001 US 774221

(71) Applicant: **EASTMAN KODAK COMPANY**
Rochester, New York 14650 (US)

(74) Representative: **Parent, Yves et al**
KODAK INDUSTRIE,
Département Brevets,
CRT - Zone Industrielle
71102 Chalon-sur-Saône Cedex (FR)

(72) Inventors:

- **Feldman, Rodney D.,
c/o Eastman Kodak Company
Rochester, New York 14650-2201 (US)**

(54) **Method of integrating digital control and display devices on a common substrate**

(57) A method of manufacturing a display module, including the steps of: providing a substrate; and forming on the substrate using the same manufacturing process an image display having an array of addressable display pixels and pixel driver circuitry responsive to control signals and image data for driving the pixels; and a digital signal processing circuit having an input interface over which image data and control signals are re-

ceived; a frame buffer for storing image data and from which image data is read during a display refresh; a display matrix driver circuit for receiving image data from the frame buffer and supplies control signals to the pixel driver circuitry; a control circuit for coordinating storage, retrieval, and display operations, such that the display module is capable of display refresh independently of external control; and an image processing circuit for improving the visual perception of the displayed image




FIG. 3

Description

[0001] The present invention relates to display devices and, more specifically, to flat panel display devices that are driven by external control signals.

[0002] Conventional flat panel image display devices such as liquid crystal and LED display devices are controlled through the use of some interface, either analog or digital. In digital-processor based systems, these devices are then driven by digital/analog hybrid devices that drive the display and receive digital control signals from external computing devices. Additionally, image data must typically be buffered in some external memory device or devices.

[0003] Fig. 1 shows a typical LED display device 200 that includes a grid of row 202 and column 204 addressing lines. A light emitting diode 206 is located at the juncture of each row and column addressing line. Pixel driver circuitry includes a column shift register 208 and a row shift register 210, and row and column drive amplifiers 212 and 214. In operation, image data and control signals are delivered to the row and column shift registers to control the drive amplifiers to produce an image on the display. LCD panels and other flat-panel display technologies employ similar device structures, where the pixel site light emitting diodes 206 are replaced by other light modulating technologies. However, the row and column addressing circuitry operates in a similar manner.

[0004] Referring to Fig. 2, a typical display system includes an external device 220 that produces image data to be displayed. The image data is processed in digital signal processing circuit 222 that produces the control signals and data in a format that is useful to the display device 200.

[0005] A number of manufacturers offer driver integrated circuitry for driving flat panel displays, and other integrated circuits for processing digital image pixel data to improve the quality of displayed images. For example, the SED1355 controller offered by Seiko-Epson Corporation (Tokyo, Japan) is a generic controller that produces the proper timing of control signals for flat-panel display devices adhering to the various industry accepted liquid-crystal display and cathode ray tube standards (both digital and analog). Sony Corporation (Tokyo, Japan) manufactures a chip set to perform image processing and driving of its LCDs. The CXD2461 offered by Sony Corporation is a signal processor and timing generator containing various image processing functions such as brightness and contrast correction as well as gamma lookup correction capabilities. Image processing is performed on all pixel data in real time, as is required in video applications. However, for still images, the same pixel data is reprocessed every time the display device is refreshed. This is inefficient in processor usage and requires more complex circuitry and high data rates, consuming more power than necessary. The signal processor and timing generator also outputs var-

ious LCD timing signals for designated Sony LCD panels. The CXA2112R offered by Sony Corporation directly drives designated Sony LCD panels via analog signaling. These and other display drivers are physically separate from the display device and require a cable connection to transfer signals from the driver to the display as well as circuit board traces to transfer image data from the image processing circuitry to the driver chip. This has the disadvantages of increased system cost, size, complexity, and added susceptibility to noise. The need for two or more separate devices raises the cost of the system and makes it more complex to design, integrate, manufacture, and use. Often, a separate packaging step is required to integrate the driving device(s) and the display device.

[0006] US Patent 5,793,363, issued August 11, 1998 to Takuwa describes a flat panel controller that buffers a frame of an image in a memory external to the display, drives the controller at a first clock frequency, and sends it to the flat panel for display at a second clock frequency.

[0007] US Patent 5,737,272 issued April 7, 1998 to Uchiyama et al., discloses a device consisting of a display panel and a circuit substrate that may contain driver electronics mounted on such a display panel. However, the manufacturing process here requires at least three major sub-processing steps: manufacturing of the display panel, manufacturing of a driver electronics substrate, and the mounting and bonding of the driver electronics substrate on the display panel. This manufacturing process suffers from the inefficiencies of time and added cost for multiple assembly lines.

[0008] US Patent 6,005,652 issued December 21, 1999, to Matsuhira discloses a liquid crystal display device in which an integrated circuit is incorporated into an LCD panel. Once again, the additional manufacturing step of incorporating the integrated circuit is required to produce the display device.

[0009] US Patent 5,258,325 issued November 2, 1993, to Spitzer et al., discloses a display device with digital circuitry on the same substrate. Here, the circuitry is formed on a first substrate, lifted off, and then transferred to a second display substrate. This is a difficult and costly manufacturing step.

[0010] Because some active matrix flat panel displays can be fabricated using a process common to that of integrated circuits, there is the opportunity to manufacture such a display containing highly integrated digital circuitry simultaneously. This display simplifies system design and increases system performance because it eliminates costly interconnects, decouples imaging functionality from the main processor, and can run more power efficiently.

[0011] US Patent 6,055,034 issued April 25, 2000 to Zhang et al, discloses a "system-on-panel," where a liquid crystal display panel also contains peripheral driving circuits. These peripheral driving circuits include processor circuitry as well as memory. An earlier patent by Zhang (US Patent 5,995,189, issued November 30,

1999) describes a manufacturing process by which such a "system-on-panel" may be produced.

[0012] Sharp-USA (Mahwah, New Jersey) also has disclosed a "system-on-panel" concept. Such a device contains both pixel driver and controller circuitry on a common substrate.

[0013] Toshiba Corporation (Tokyo, Japan) has announced a liquid crystal display device that contains a single bit of memory located at each pixel site on a semiconductor substrate. This device exhibits the benefits of a self-refreshing display, decreasing system power consumption and improving system cost over more conventional flat panel display technologies. However, any image processing that could help improve the quality of the displayed image must be performed external to the device. This would require either an external processor of increased computational power, or other dedicated integrated circuitry. In either case, the system modularity is decreased, since a display-specific function is performed at a physically different location than the display itself. This could increase system debug time, as well as overall system cost, size, and complexity. The need for extra components or additional processing power elsewhere in the system often increases system power dissipation. Additionally, any extra power consumption implies increased current draw from the voltage sources. In battery-powered systems, the amount of operational time between battery recharges is decreased, making the system less usable and perhaps more expensive to run.

[0014] There is a need therefore for an improved method for manufacturing a "system-on-panel" display module to add image processing functionality, so that the image display quality is improved in a manner that also improves system modularity and usability for flat panel display-specific functionality, and lowers system parts counts and external processing requirements.

[0015] This need is met according to the present invention by manufacturing a display module, by providing a method of manufacturing a display module, that includes the steps of: providing a substrate; forming on the substrate using the same manufacturing process an image display having an array of addressable display pixels and pixel driver circuitry responsive to control signals and image data for driving the pixels; a digital signal processing circuit having an input interface over which image data and control signals are received; a frame buffer for storing image data and from which image data is read during a display refresh; a display matrix driver circuit for receiving image data from the frame buffer and supplies control signals to the pixel driver circuitry; a control circuit for coordinating storage, retrieval, and display operations, such that the display module is capable of display refresh independently of external control; and an image processing circuit for improving the visual perception of the displayed image.

[0016] By including image processing on the common substrate, the current invention has the advantages of

increased modularity, reduced complexity, decreased system part count, and a simpler interface between an external image source and the display device.

5 Fig. 1 is a circuit diagram of a flat panel display known in the prior art;

Fig. 2 is a diagram showing a typical imaging system known in the prior art;

10 Fig. 3 is a diagram showing the components of a display module manufactured by the method of the present invention;

Fig. 4 is a diagram showing a block placement of an embodiment of the present invention, where the digital signal processing circuit is placed on the periphery of the image display to improve pixel response time and to provide efficient layout with reduced power needs and improved signal integrity;

15 Fig. 5 is a diagram showing a block placement of an embodiment of the present invention, where the frame buffer memory elements are embedded within the image display at light emitting elements to improve pixel response time layout with reduced power needs and improved signal integrity;

20 Fig. 6 is a diagram showing a block placement of an embodiment of the present invention, where the digital image processing circuit and frame buffer memory elements are embedded within the image display at each light emitting element, improving image data processing parallelism and pixel response time, and lower clock rates;

25 Fig. 7 is a diagram showing a block placement of an embodiment of the present invention, where the digital image processing circuitry and frame buffer memory elements are embedded within the image display such that a single digital image processing circuit drives some subset of frame buffer memory elements located at each light emitting element, improving image data processing parallelism and pixel response time, while utilizing as much substrate area;

30 Fig. 8 is a diagram showing a block placement of an embodiment of the present invention, where a first portion of the digital image processing circuit is placed on a different area of the substrate than the image display, and where a second portion of the digital image processing circuitry and frame buffer memory elements are embedded within the image display such that a single digital image processing circuit drives some subset of frame buffer memory elements located at each light emitting element, improving image data processing parallelism and pixel response time, but reducing clock rate;

35 Fig. 9 is a diagram showing an input interface implemented for IR communication;

40 Fig. 10 is a diagram showing an input interface implemented for RF communication;

45 Fig. 11 is a diagram showing an input interface implemented for fiber optical cable reception;

Fig. 12 is a diagram showing digital image processing functionality in a preferred embodiment of the present invention;

Fig. 13 is a diagram showing the digital image processing circuitry implemented in two blocks to take advantage of differing clock rates and minimizing power consumption, in a preferred embodiment of the present invention;

Fig. 14 is a diagram showing the implementation of the frame buffer circuit using dual-ported synchronous memories in the present invention;

Fig. 15 is a diagram showing the implementation of the frame buffer circuit using a synchronous FIFO and a single-ported synchronous memories in the present invention;

Fig. 16 is a diagram showing the voltage generation functionality in a preferred embodiment of the present invention; and

Fig. 17 is a diagram showing an embodiment of the present invention in which an image decompression block is added to the digital signal processing circuitry.

[0017] Referring to Fig. 3, a display module, generally designated 10, is manufactured according to the present invention by the integration of an image display 11 and a digital signal processing circuit 14 that includes: a display driver 30; a frame buffer 40; an input interface 44; a control circuit 46 capable of refreshing the image display 11 from the frame buffer 40; and a digital image processing circuit 42, on a common substrate 12 with the image display 11. Frame buffer 40 consists of frame buffer memory elements 43 capable of storing a digital image data value. According to a preferred embodiment, the image display 11 is an organic electroluminescent display, with light emitting diode pixels 206 at pixel locations 350, that is formed using a conventional integrated circuit manufacturing process, in which the image display is formed on the substrate 12 using the same manufacturing process as is used for producing the digital signal processing circuit 14.

[0018] The formation of the digital signal processing circuitry 14 on the same substrate 12 as the image display 11 and the capability of the control circuit 46 to refresh the image display 11 without the use of control signals or data produced external to the display module 10, provides power savings over multiple discrete devices because the display module circuitry may be driven at lower core voltages on a single substrate without the need for translation to higher voltages for improved noise margins when going off-chip. Such voltage translation is then eliminated between the image display 11 and a separate display driver, between the display driver 30 and a separate frame buffer, and between the frame buffer 40 and a separate digital image processing circuit.

[0019] Additionally, signal transmission within a single device does not require the higher current drive levels

for signals driven off-chip, further reducing power consumption. A circuit architecture where digital image processing is performed prior to image data storage minimizes the number of total operations performed over a number of still-image refreshes of the image display 11, potentially making the digital image processing clock rate less than the display pixel clock rate. This further decreases the amount of power consumption in such an imaging system.

[0020] According to one embodiment, the manufacturing method of the present invention is started by preparing the surface of the substrate 12, e.g. glass, by cleaning, smoothing, and polishing. Metal interconnections may then be deposited on the substrate 12 followed by a thin film of silicon. Photolithographic techniques are used to pattern the silicon creating the digital circuitry necessary to implementing the digital signal processing circuitry 14 and removing the silicon in areas where light emitting pixels of the image display 11 are to be placed.

[0021] Further deposition is performed to create the active components, insulating components, and connections. Ion implantation is performed to dope the appropriate components in typical configurations. Transparent conductors are deposited on the substrate 12 in the areas where the light emitting pixels are to be placed and were previously etched free of the thin-film silicon. The last layer deposited covers all of the silicon and active device areas on the substrate 10 except the transparent conductors.

[0022] The transparent conductors are then cleaned using a plasma in a vacuum chamber to react with impurities to form an ash which can be washed away. Once the transparent conductors are cleaned, light emitting materials, such as organic light emitting diode materials, can be deposited. To do this, a mask is placed over the substrate 12, obscuring everything but the transparent conductors as closely as possible. The assembly is then placed in a vacuum chamber and exposed to heated emissive material that sublimates and coats the transparent conductors. Various materials are coated in sequence and on different portions of the substrate 12 to obtain the various colors, and to optimize performance of the light emitting diodes. Once these depositions are concluded, the device is enclosed with a cover and sealed with an epoxy glue.

[0023] In a preferred embodiment, the invention is employed in an image display 11 that includes Organic Light Emitting Diodes (OLEDs), which are composed of small molecule polymeric OLEDs, as disclosed in, but not limited to, US Patents 4,769,292, issued September 6, 1988 to Tang et al., and 5,061,569, issued October 29, 1991 to VanSlyke et al. This technology provides a technical platform on which an integrated image display module can be constructed. Many combinations and variations of OLED can be used to fabricate such a device. OLED devices can be integrated in a micro-circuit on a conventional silicon substrate 12 and exhibit the

necessary characteristics. Alternatively, OLED devices may also be integrated upon other substrate materials, such as glass or steel having a pattern of conductive oxide and amorphous, polycrystalline, or continuous grain silicon material deposited thereon. The deposited silicon materials may be single-crystal in nature or be amorphous, polycrystalline, or continuous grain. These deposited materials and substrates are known in the prior art and this invention, and may be applied equally to any micro-circuit integrated on a suitable substrate.

[0024] The topological organization, or layout, of the circuitry can be optimized to enhance the performance of the display module 11. The use of a common semiconductor manufacturing process makes such topological organization possible, and allows the digital signal processing circuit 14 to be mixed with the elements of the image display 11. Various circuit topologies can be constructed, optimizing the characteristics of the display module as desired, accounting for area usage, pixel fill factor, interconnect delays, pixel response time, noise, cost, digital signal processing circuit 14 complexity, display module 11 design time, display module 11 manufacturing yield, and display module 11 packaging.

[0025] In the embodiment shown in Fig. 3, the digital signal processing circuit 14 and the image display 11 are formed on different areas of the substrate 12 and interconnects 16 between the digital signal processing circuit 14 and the image display 11 are also formed on the common substrate 12 in the same manufacturing process. This embodiment has the advantage of decoupling the digital signal processing circuit 14 from the image display 11, which is most amenable to the current commonly used design and manufacturing processes. Digital signal processing circuitry 14 is generally designed using different fabrication design rules than the image display 11. Separating circuitry designed according to different design rules makes the manufacturing process easier to control and therefore maximizes display module 10 yields. Additionally, the use of uniform design rules over a substrate area makes the circuit more spatially regular thereby increasing the area use efficiency by allowing a more dense deposition of circuit elements than mixing circuitry of different design yields would allow. This, in turn, has the potential of reducing cost for the display module 10.

[0026] According to an alternative topological embodiment shown in Fig 4, the digital signal processing circuit 14 is physically placed around the periphery of the image display 11 on the common substrate 12. The circuitry is arranged to increase circuit response time, but still separate the image display 11 and the digital signal processing circuit 14. Typically, the frame buffer memory elements 43 that comprise the frame buffer 40 are placed to minimize interconnect delays between the frame buffer memory elements 43 and the light emitting diode pixels 206 within the image display 11. The digital image processing circuit 42, the control circuit 46, the input interface 44 circuitry, and the display driver circuit

30 are then placed around the frame buffer 40 in a manner that allows the frame buffer 40 to be driven efficiently. The digital image processing circuit 42, the control circuit 46, and the display driver circuit 30 may physically exist in a multiplicity of nonadjacent parts, but together provide the functionality described in this disclosure. Placing circuitry in a way that minimizes interconnect delays increases circuit response time, decreases signal loss and noise gain in interconnects, and decreases interconnect line widths, therefore decreasing cost.

[0027] Another topological embodiment is shown in Fig. 5. Here, the image display 11 contains pixel locations 350. Each pixel location 350 contains some portion of the digital signal processing circuit 14, most typically the frame buffer 40, and a light emitting diode 206. This embodiment has the advantage that the digital signal processing circuitry can process digital image data or offer pixel control local to the actual light emitting diodes 206, storing results at the pixel locations 350, thereby allowing for faster access to processed digital image data by the display pixels. This can potentially offer faster operating speeds and add less noise to the image data, since the interconnect lengths are shorter.

[0028] Different granularities of such intermixing may be used to achieve various design goals. Fig. 6 shows one such topological embodiment, where each pixel location 350 may have its own digital image processing circuitry 14. This embodiment provides the maximum amount of digital image processing parallelism, with the tradeoff of increased logic complexity, allowing for the greatest amount of displayed digital image data improvement. Or, the same image processing functionality as the embodiment of Fig. 3 is allowed, but with the circuitry operating at lower clock rates, allowing savings in dynamic power consumption.

[0029] Fig. 7 shows a topological embodiment where a group of pixel locations 350 share a single digital image processing circuit 14, where multiple digital image processing circuits 14 are embedded physically within the image display 11. This embodiment shares the advantages of the embodiment of Fig. 6 with the duplication of the digital image processing circuitry 14 and its locality to the pixel locations 350, but consumes less substrate area, thereby decreasing manufacturing complexity.

[0030] According to a further alternative embodiment, only a portion of the digital image processing circuitry 14 is intermixed with the elements of the image display. Fig. 8 shows such a topological embodiment. Here, the input interface 44 and a first portion 50 of the digital image processing circuitry 42 are located in one area of the substrate 10, but the frame buffer memory elements 43, which together form the functionality of frame buffer 40, and a second portion 70 of the digital image processing circuitry are located at the pixel locations 350 in the image display 11. The results of the first portion 50 of the digital image processing circuit 42 are sent to the image display 11 via the display driver 30. Interconnects

within the image display 11 send the data to the appropriate digital signal processing circuitry 70. The display driver 30 coordinates this image data routing. This embodiment is useful for applications in which the digital image processing circuit operations can be divided into two distinct parts. The first part is defined by operations that are repetitive on each individual digital image data value, and not dependent on neighboring digital image data values. These operations are performed by the first portion 50 of the digital image processing circuit 42, and include contrast, brightness, and gamma correction. The second part is defined by operations that correct actual image display 11 defects or that are in some way dependent on neighboring digital image data values. These operations are performed by the second portion 70 of the digital image processing circuit 42, and include pixel defect correction and pixel luminance uniformity correction. The second part is defined by operations that correct actual image display 11 defects or that are in some way dependent on neighboring digital image data values. It then becomes convenient to locate the frame buffer memory elements 43 near the second portion 70 of the digital image processing circuit. Parts of the digital processing circuitry 14 not relating to specific pixels, rows, or columns, are formed on a separate region of the substrate 12 to optimize the communication speeds of the pixel-specific logic and display elements, by minimizing routing complexity.

[0031] The remainder of this discussion focuses on the logic functionality implemented on the substrate 12, and is not concerned with the topology in which it is implemented. It is assumed that the logic is implemented in a topology that maximizes the effectiveness of the overall display module 10 according to design requirements, such as logic functionality, clock speed, cost, routing complexity, fill factor, manufacturing process yields, or packaging requirements.

[0032] Fig. 3 shows the electronic functionality of one embodiment of a color display module 10 formed on a common substrate 12 according to the present invention. The digital signal processing circuit 14 includes a display driver 30 that provides image data and control signals to the color image display 11 at the proper time so that the image is displayed on the image display 11. The digital signal processing circuitry 14 includes a frame buffer 40 having storage locations for the color image data for each pixel and image processing circuitry 42 to modify the image, for example so that it looks more pleasing to the observer than the unmodified image. The digital signal processing circuit 14 also contains an input interface 44 for receiving image data from an external device and supplying the image data to a digital image processing circuit 42. The digital signal processing circuitry 14 also includes a control circuit 46 for coordinating the operation of the other digital circuitry components in the digital signal processing circuit 14, and a display driver 30 that sends image pixel data and control signals to the image display 11 in a format suitable for it.

[0033] The input interface 44 may be used to connect to signals in various physical formats. These formats include digital electronic signals transmitted via copper wire, photonic signals transmitted via optical wire or via a wireless means, and electromagnetic signals transmitted via some wireless radio frequency standard, in which case the input interface 44 includes a radio receiver. The input interface 44 is usually capable of two-way communications so that status, error, and handshaking messages and feedback can be transmitted to the source of image data.

[0034] Fig. 9 shows an implementation of the input interface 44 where data is received via wireless photonic means such as an IR transponder. A light sensor 300 senses input light and converts it to an analog electric signal, either current or voltage. This analog electric signal is converted to a digital signal by using an amplifier 302 and an analog-to-digital converter (ADC) 304. The resulting digital information is used as digital control signals and digital image data by the digital signal processing circuit 14. Feedback is accomplished using an encoder 309 to encode the various control signals and messages into a time or intensity modulated form. A digital-to-analog conversion may occur in the encoder 309. The resulting voltage is amplified and filtered by an amplifier 308, and transmitted optically to the image data source by a light emitter 307. The feedback control signals are generated by the control circuit 46.

[0035] Fig. 10 shows an implementation of the input interface 44 where data is received electromagnetically. Electromagnetic communications includes radio frequency (RF) and microwave communication. Here, an antenna 310 receives the electromagnetic signal in the radio frequency or microwave ranges. The electromagnetic signal received by the antenna 310 is typically amplified and filtered by amplifier 312. The information content is extracted from the amplified signal by a demodulator 314 and decoded by a decoder 316. The decoder 316 often includes a decision circuit for mapping noisy received signals into known digital code values that represent digital information. The resulting digital information is used as digital control signals and digital image data by the digital signal processing circuit 14. Feedback is accomplished using an encoder 319 to encode the various control signals and messages into a time or intensity modulated form. A digital-to-analog conversion may occur in the encoder 319. The resulting voltage is modulated onto some carrier frequency by a modulator 318. The resulting modulated signal is amplified and filtered by an amplifier 317, and transmitted electromagnetically to the image data source by the antenna 310. The feedback control signals are generated by the control circuitry 46.

[0036] Fig. 11 shows an implementation of the input interface 44 where data is received via an optical wire means. An optical cable is plugged into an optical cable connector 320. Light representing digital image data and control signals is sent from an image source and is

transmitted via this optical cable, received at the optical cable connector 320 and sensed by a light sensor 322. The light sensor 322 outputs an electronic signal representing the sensed light. A pulse shaping circuit 324 amplifies, filters, and perhaps decodes this electronic signal and extracts timing information. A decision making circuit 326 then takes this electronic signal and timing information and determines digital code value for the received signal. The resulting digital information is used as digital control signals and digital image data by the digital signal processing circuit 14. Control signal feedback may be sent to the image source via the same optical cable connected to optical cable connector 320. The signals from the control circuit 46 are brought into a driver circuit 329, which converts the control signal voltages into current pulses. These current pulses then modulate a light source 328. The light output by the light source 328 is transmitted to the optical cable via the optical cable connector 320.

[0037] The input interface 44 accepts image data and control signals that coordinate the timing of this image data transfer to display module 10. The input interface 44 may also accept control information, such as coefficients used in image processing, and commands for initializing the input interface 44 to perform as desired in implementations where the display module 10 is designed to operate in more than one manner. Image data and control information may be differentiated either by using different physical conductors or wavelengths for transmission, or by using some predefined encoding/decoding scheme when common conductors or wavelengths are used to carry control and image data information in a time multiplexed manner.

[0038] The input interface 44 may be either synchronous or asynchronous, and may receive data at varying rates. Additionally, the input interface 44 may be a serial interface (able to accept one bit at a time), or a parallel interface (able to accept multiple bits simultaneously). A parallel interface, in general, may accept any desired number of bits simultaneously, but more commonly may accept some number of complete image data color values simultaneously. It may accept one image data color value at a time, which is the same as one pixel at a time in monochrome display implementations. Or, for multi-color displays, the interface may accept a multiplicity of image data color values simultaneously such that the number of image data color values equals the number of colors that the image display is capable of displaying, or a multiplicity of full pixels simultaneously.

[0039] Fig. 12 shows one embodiment of the digital image processing circuitry 42 for the display module embodiment shown in Fig. 3. This implementation includes circuitry to modify the image contrast 60 and brightness 62, typically through table lookup logic or through scaling and shift operations. The same operations can be applied to each individual color channel, 64 and 66. Image gamma correction circuitry 68 corrects the image gamma, and may be a lookup table or some implemen-

tation of a mathematical calculation. This embodiment operates at the input image data rate. The digital image processing operations are performed on the digital image data prior to storage in the frame buffer 40. For still images, the digital image data passes through the digital image processing circuit 42 only once, no matter how many times the same digital image data is used to refresh the image display 11. The display refreshes use digital image data read from the frame buffer 40. Therefore, the digital image processing circuit 42 can operate at a slower clock rate and possibly disabled while the image display 11 is being refreshed from previously processed and buffered data and no new image data is being brought into the display module 10.

[0040] The digital image processing circuitry 42 may include additional functionality, including pixel luminance uniformity correction, and pixel defect correction. Fig. 13 shows one such implementation. Here, the same substrate 12, digital signal processing circuit 14, and display module 10 are illustrated. However, the image contrast, brightness, and gamma correction performed by a first area of the digital image processing circuit 50 while a second area of the digital image processing circuit 70 is used for pixel luminance uniformity correction, and pixel defect correction. In this embodiment, the input image data rate is less than the image data rate of the display driver 30. The digital image processing is performed on digital image data at a lower data rate to save dynamic power dissipation and enabling all image data to be processed once, despite the number of times it must be refreshed. Some, or all, of the digital image processing circuitry 42 could be located closer to the display driver 30, and run at the higher image display 11 refresh clock rate. This could increase power dissipation and complicate manufacturing, but may be necessary for operations that might depend on the values of a multiplicity of pixels, where it is necessary to have a number of these pixels buffered. This may occur for some pixel uniformity correction and pixel defect correction algorithms.

[0041] Some multiplexing logic may be necessary to interface the digital image processing functions to the frame buffer 40, depending on the number of banks in the frame buffer 40 and amount of parallelism present in the input interface 44 and display interconnect 16. The digital image processing algorithms implemented by the digital image processing circuitry 42 may be implemented in a number of different ways, including, but not limited to, firmware executed in an embedded digital signal processor or micro-controller core, hard-wired digital logic circuitry, embedded programmable logic circuitry, or embedded look-up tables.

[0042] In general, the image display 11 data rate differs from the input interface 44 data rate; the input interface 44 image data rate is less than or equal to the image display 11 image data rate. This leads to the decreased dynamic power dissipation exhibited by the invention. In such a case, the frame buffer 40 is required

to provide the storage necessary for the digital image data to persist while the differing clock rates are bridged. Referring to Figs. 14 and 15, alternative ways of interfacing the frame buffer 40 to the digital image processing circuitry 42 and display driver circuit 30 are shown. As shown in Fig. 14, the frame buffer 40 may consist of dual-ported RAM 80 that can handle differing clock rates for each memory interface. In Fig. 14, digital image data is sent by an input port 82 to a memory array 84. There, the digital image data is temporarily stored and then passed to an output port 86 when needed for display on the image display 11. When needed for display, the display driver circuit 30 fetches the digital image data from the memory array 84 via the output port 86. The ports 82 and 86 are clocked at different rates 88 and 90 for the input and output ports. Alternatively, as shown in Fig. 15, a single-ported RAM design 92 with a synchronous FIFO 94 can be used to implement the frame buffer 40. The single-ported RAM 92 contains a memory array 93 in which digital image data is stored and an interface 95 to a multiplexer 96. Incoming digital image data passes through a synchronous FIFO 97 at a lower clock rate CLK0. Digital image data is read from the FIFO 97 at a higher clock rate CLK1, which is equal to image display 11 refresh clock rate. Multiplexer 96 routes the data accordingly, depending upon if input or displayed image data is being utilized at a given moment. Directional control, FIFO control, and memory control are provided by control block 46. Other memory buffering schemes that allow bridging of differing clock frequencies are well known to those skilled in the art.

[0043] The frame buffer 40 is also useful in providing a local storage location for digital image data that must be used to periodically refresh or update the image display 11. The frame buffer 40 is usually implemented in a multiplicity of memory banks, where the number of memory banks is typically equal to either the number of color channels that the image display 11 is capable of displaying. Alternatively, the number of memory banks within a frame buffer 40 may equal the number of channels that the image display 11 is capable of having driven simultaneously, when this number is not equal to the number of color channels.

[0044] A multiplicity of frame buffers 40 may be implemented in cases where it is desired to fill one memory bank with new digital image data while the image currently being displayed on the image display 11 is read from a different frame buffer 40. This allows for a more graceful change of source images, since all digital image data can be present at the time of image change. This also allows the input interface 44 to operate more slowly or for the input digital image data to arrive at slower, variable, and non-deterministic rates without inducing an intermittent quality to the transition of the displayed image that viewers may find objectionable. The memory bank selected for image data input and for image display 11 refresh is controlled by the control circuit 46.

[0045] The display driver 30 operates at a clock rate sufficient to supply digital image data to the image display 11 so that an image may be displayed without flicker that is objectionable to the viewer. The display driver 30 is capable of driving the image display 11 in a manner electrically conducive to displaying good quality images. The number of driving lines present is equal to the number of driving lines that the image display 11 expects to receive. The display interconnect 16 itself is built in the substrate 12 in the same manner and in the same manufacturing step as are the image display 11 and the digital signal processing circuitry 14. The display driver 30 may contain a digital-to-analog converter to produce analog signals for image displays 11 that expect analog drive, or may contain a digital interface for image displays 11 that expect digital drive. Some form of data multiplexing may be necessary to properly route digital image data from the frame buffer 40 or digital image processing circuitry 42 to image display 11.

[0046] The control circuit 46 provides a mechanism to control the overall operation of the circuitry within the display module 10. This includes the coordination of the various modules, including the input interface 44, the digital image processing circuit 42, the frame buffer 40, and the display driver 30. This also includes the routing of digital image data through the circuitry, the refresh rate and refresh functionality of the display module 10, and the setting of various control registers, status bits, and image processing coefficients. Note that the control circuit 46 allows the display module 10 to refresh the image display 11 without any intervention from circuitry external to the display module. Such functionality decouples the image display functionality from the remainder of the system, and minimizes the number of operations such external circuitry must execute with respect to system display functions. The external circuitry may therefore be simplified, reducing its cost, and run at a lower clock frequency, reducing its dynamic power dissipation.

[0047] The digital signal processing circuit 14 is then entered into the design for the display module 10 and is manufactured through the same process. The end result is a display module 10 containing an image display 11 with the associated digital signal processing circuitry 14 necessary to process an image in some form and to sustain a visual image on the image display for viewing.

[0048] Flat-panel display systems are known for requiring multiple voltages for proper display operation. For example, OLED image displays 11 require a bias voltage for the thin film transistors, a bias voltage for the storage capacitor, a bias voltage for the diode anode, a bias voltage for the diode cathode, and a ground. Additionally, the digital signal processing circuitry 14 requires one or more of its own bias voltages, typical of those commonly used in integrated circuit design. All of these voltages must be generated somewhere within the imaging system, whether internal or external to the display module 10.

[0049] One embodiment of the present invention generates one or more of these required voltages using a voltage regulator or voltage reference located on the display module 10 from another voltage brought onto the display module 10 via a connector. Fig. 16 shows an embodiment of such a display module 10. The display module 10 contains a digital signal processing circuit 14, an image display 11, and a voltage generation circuit 370. The voltage generation circuit 370 contains one or more voltage generators 372 that generate one or more voltages different from the voltage or voltages generated external to the display module 10 and brought into the display module 10 via its input connector. These voltages are distributed to the digital signal processing circuit 14 and the image display 11 as needed via interconnects formed on the common substrate 12. The voltage generation circuit 370 is manufactured simultaneously with the digital signal processing circuit 14 and the image display 11. The use of the voltage generation circuit 370 reduces the number of separate voltages that must be brought into the display module 10. This reduces the cost of the input connector and associated cables, eliminating the need for, and therefore the cost of, external voltage regulators and voltage references on the circuit board. This reduces system noise and complexity.

[0050] To minimize the number of conductors required to bring externally generated voltages onto the display module 10, a single voltage is generated externally and brought onto the display module 10. All other voltages required by the display module 10 are then generated by the voltage generators 372 within the voltage generation circuit 370.

[0051] A tradeoff of the number of voltage generators 372 contained within the voltage generation circuit 370 may be necessary due to area and power dissipation constraints on the common substrate 12.

[0052] A further embodiment of the present invention, shown in Fig. 17, incorporates a decompression block 120 that is placed between the input interface 44 and the digital image processing circuit 42. The decompression block 120 implements one or more image decompression standards, such as JPEG or TIFF for still images, or MPEG for video images. This allows for a reduced amount of image data to be transmitted to the display module 10, decreasing data rates and thereby achieving a savings in system power dissipation and cost, especially in systems in which the source image content is already compressed.

Claims

1. A method of manufacturing a display module, comprising the steps of:

- a) providing a substrate; and
- b) forming on the substrate using the same

manufacturing process

- i) an image display having an array of addressable display pixels and pixel driver circuitry responsive to control signals and image data for driving the pixels; and
- ii) a digital signal processing circuit having an input interface over which image data and control signals are received; a frame buffer for storing image data and from which image data is read during a display refresh; a display matrix driver circuit for receiving image data from the frame buffer and supplies control signals to the pixel driver circuitry; a control circuit for coordinating storage, retrieval, and display operations, such that the display module is capable of display refresh independently of external control; and an image processing circuit for improving the visual perception of the displayed image.

2. The method claimed in claim 1, wherein the image display is an organic light emitting diode OLED display.




FIG. 1






FIG. 2






FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16





FIG. 17



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 1 227 468 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
13.08.2003 Bulletin 2003/33

(51) Int Cl.7: G09G 3/32

(43) Date of publication A2:
31.07.2002 Bulletin 2002/31

(21) Application number: 02075245.7

(22) Date of filing: 21.01.2002

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

- Cok, Ronald S., c/o Eastman Kodak Company
Rochester, New York 14650-2201 (US)
- Williams, David J., c/o Eastman Kodak Company
Rochester, New York 14650-2201 (US)

(30) Priority: 30.01.2001 US 774221

(71) Applicant: EASTMAN KODAK COMPANY
Rochester, New York 14650 (US)

(74) Representative: Parent, Yves et al
KODAK INDUSTRIE,
Département Brevets,
CRT - Zone Industrielle
71102 Chalon-sur-Saône Cedex (FR)

(72) Inventors:
• Feldman, Rodney D.,
c/o Eastman Kodak Company
Rochester, New York 14650-2201 (US)

(54) Method of integrating digital control and display devices on a common substrate

(57) A method of manufacturing a display module, including the steps of: providing a substrate; and forming on the substrate using the same manufacturing process an image display having an array of addressable display pixels and pixel driver circuitry responsive to control signals and image data for driving the pixels; and a digital signal processing circuit having an input interface over which image data and control signals are re-

ceived; a frame buffer for storing image data and from which image data is read during a display refresh; a display matrix driver circuit for receiving image data from the frame buffer and supplies control signals to the pixel driver circuitry; a control circuit for coordinating storage, retrieval, and display operations, such that the display module is capable of display refresh independently of external control; and an image processing circuit for improving the visual perception of the displayed image




FIG. 3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 02 07 5245

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	WO 99 49503 A (RUSSELL STEPHEN D ;SHIMABUKURO RANDY L (US); OFFORD BRUCE W (US)) 30 September 1999 (1999-09-30) * page 7, line 4 - line 8; figures 1,7 *	1	G09G3/32
A	US 6 175 351 B1 (ISHII YUTAKA ET AL) 16 January 2001 (2001-01-16) * column 13, line 48 - line 54; figures 11A-11C *	1	
A	WO 93 10518 A (VIDEOLOGIC LTD) 27 May 1993 (1993-05-27) * page 1, paragraph 4 *	1	
A	WO 99 60557 A (INVISIO) 25 November 1999 (1999-11-25) * figures 10-14 *	1	
A	US 6 147 451 A (HAMADA YUJI ET AL) 14 November 2000 (2000-11-14) * column 6, line 37 - line 48; figures 1,2,5,8 *	1,2	
A	EP 1 063 630 A (SEMICONDUCTOR ENERGY LAB) 27 December 2000 (2000-12-27) * paragraph [0049]; figure 1 *	1,2	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.7) G09G
Place of search MUNICH		Date of completion of the search 18 June 2003	Examiner Gundlach, H
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03 82 (P04-C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 02 07 5245

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

18-06-2003

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
WO 9949503	A	30-09-1999	US	6190933 B1	20-02-2001
			AU	735461 B2	12-07-2001
			AU	3201399 A	18-10-1999
			CA	2324357 A1	30-09-1999
			CN	1299515 T	13-06-2001
			EP	1068636 A1	17-01-2001
			JP	2002508588 T	19-03-2002
			WO	9949503 A1	30-09-1999
			US	6365936 B1	02-04-2002

US 6175351	B1	16-01-2001	JP	3230629 B2	19-11-2001
			JP	7056143 A	03-03-1995
			JP	7092935 A	07-04-1995
			KR	171233 B1	20-03-1999

WO 9310518	A	27-05-1993	WO	9310518 A2	27-05-1993
			GB	2276300 A ,B	21-09-1994
			GB	2291320 A ,B	17-01-1996
			JP	7501164 T	02-02-1995
			US	6091429 A	18-07-2000
			US	5943065 A	24-08-1999

WO 9960557	A	25-11-1999	US	6339417 B1	15-01-2002
			AU	3993399 A	06-12-1999
			CA	2333288 A1	25-11-1999
			EP	1084488 A1	21-03-2001
			JP	2003503741 T	28-01-2003
			WO	9960557 A1	25-11-1999
			US	6140983 A	31-10-2000
			US	2002041264 A1	11-04-2002

US 6147451	A	14-11-2000	JP	11054268 A	26-02-1999

EP 1063630	A	27-12-2000	JP	2001005426 A	12-01-2001
			CN	1279519 A	10-01-2001
			EP	1063630 A2	27-12-2000
			TW	457729 B	01-10-2001
			US	2002153844 A1	24-10-2002

EPC FORM P459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

THIS PAGE BLANK (USPTO)